In this paper, we discuss the unique property of electrostatics in the gate dielectric of the cylindrical nanowire (NW) MOSFETs, and its impact on the transistor performance and scaling, particularly on the gate tunneling leakage. A dielectric curvature parameter θ =T OX /R s with dielectric physical thickness T OX and NW radius R s is introduced. (1) A 2D tunneling model is developed and used to assess the tunneling rate reduction in cylindrical gate (CG) in NW transistor comparing with the planar gate (PG) double gate (DG) transistor. This effect can be very significant when θ is large in the practical NW devices. High-k gate dielectric is more effective to suppress the gate leakage in NW than in PG transistors, since High-k dielectric not only increases T OX , but also increases θ, both reduce the tunneling rate. (2) On the other hand, comparing NW with radius R s and DG-PG transistor with body thickness T semi = 2R s , the carrier quantization induced tunneling barrier reduction is larger in NW than in DG-PG transistors. For n-MOSFETs, the lowest conduction valley transition effect between Γ, L, and Δ (or X) valleys should also be considered due to carrier quantization in the channels. The gate tunneling rate is finally determined by combining two effects of (1) and (2). Different results due to different conduction band structures are demonstrated for Si, Ge, and InGaAs NWs respectively. (3) The overdrive gate voltage in NW transistor can be reduced significantly, comparing with PG transistor with the same T OX . (4) For the device reliability assessment, at the same time evolution of dielectric charge generation, the NW transistor lifetime can be extended by as much as one order or more, comparing with the PG transistor with the same T OX , when θ is large.
Introduction
Nanowire (NW) MOS transistor with gate all around (GAA) structure has attracted great attention in the recent years [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] . Due to its superior electric performance, it is possible to replace the conventional planar structure in scaling CMOS transistors to 10 nm gate length and below. In this work, we focus on the discussion of cylindrical NW transistors. The new physics in NW transistor can be classified into the following categories: (1) The better electrostatic control of the channel region and hence more effective suppression of short channel effect (SS, DIBL etc), due to the unique property of Poisson equation solution in the cylindrical channel [9, 12, 13] . (2) Quantum confinement effect in NW. From the low dimensional semiconductor point of view [14, 15] , NW is a 1D semiconductor in different from 2D semiconductor in the double gate (DG) transistor or in the inversion layer in the bulk planar transistor. Therefore the quantum sub-band lift in NW is larger with very different density of states (DOS) in comparing with the 2D layer. It will affect the charge density in the inversion layer and therefore the quantum capacitance [16] and transport current [9, 10, 17, 18] performances. An excellent paper for quantum confinement effect with anisotropic effective mass is given in [9] . On the other hand, as we first raised in 2003 the idea of lowest conduction valley transition in the quantum confined DG transistor [19] , the lowest conduction valley may be changed in very thin DG transistor in comparing with the bulk transistor, since the quantum sub-band lifts are different for different conduction valleys with different quantization masses. This effect could be more severe in NW transistors and has never been discussed. ( 3) The unique property of electrostatic in the gate dielectric, and its affect to the transistor performance and scaling, particularly the gate tunneling leakage. This has rarely been discussed and is the major topic to be investigated in this work.
2D Tunneling Model in the Cylindrical Gate
We first propose a figure of merit parameter θ = T ox /R s to describe the curvature of the gate dielectric in a transistor with a cylindrical gate (CG) as shown in Fig. 1 . In practical case of existing NW transistor technology, the thinnest reported R s is less than 1.5nm however the T OX cannot be grown as thin as in the planar transistor, probably due to difficulty in growing uniform ultra-thin dielectric film on the NW. transistor. In this paper, PG transistor is defined as planar DG ultrathin body MOSFET with semiconductor body thickness T semi = 2R S , where R S is the radius of the semiconductor NW. Both PG and CG transistors have similar low channel doping. Therefore, channel impurity charge can be neglected and the same Si inversion charge density qN inv = ε dielectric F inv induces the same dielectric field F inv at the semiconductor/dielectric interface in both PG and CG cases. In this section, we neglect the carrier quantization effect in the channel, and will consider the carrier quantization effect in the following section. 
As shown in Fig. 2 , comparing with the case of PG transistor at the same surface field F inv , i.e. the same Si surface inversion charge density qN inv , the electron tunneling barrier is increased in the CG transistor as θ increases. Since the tunneling is extremely sensitive to the change of barrier, we expect a significant reduction of tunneling as θ increases.
To develop a compact model for electron tunneling in CG dielectric, we solve the 2D Schrodinger equation in the cylindrical coordinates and neglect the potential variation along the z axes when V D =V S =0. Since the gate dielectric is in the amorphous state, the tunneling effective mass of the dielectric is an isotropic scalar m T . The electron wave function in the dielectric between ρ 1 and ρ 2 ( Fig. 1(b) ) is plane wave in the z direction.
The radial and angular wave function is R(ρ) Φ (φ) which satisfies the following Schroedinger equation:
where E is the energy of electron. By variable separation, the solution of Eq. (2) in angle part is simply Φ = e jmφ , where m is an integer. Moving on to get the radial solution, considering V(ρ) = V as a constant approximately in ρ to ρ+Δρ, and in the dielectric tunneling region E < V , we define the decay length λ:
Changing variable, the radial wave function satisfies:
Eq. (5) is the well known Bessel equation. The solution can be expressed as linear combination of modified Bessel functions [20] . Noting the boundary condition at x =∞ is R(∞) = 0, only the modified Bessel function of second kind K(x) is possible [20] , therefore 
where K m (x) is the mth order modified Bessel function. The approximation is valid for (ρ/λ) >> 1 (Fig. 3) 
which has the same formula as 1D tunneling under WKB approximation [22] .
Further, the tunneling rate from channel to gate should include a factor T R of reflection from both semiconductor/dielectric and dielectric/gate interfaces. In the PG case [22] :
where 1 (ρ/λ) and H 0 (2) (ρ/λ) [20] which can be replaced by their asymptotic forms:
for ρ ≥ R s >> λ as in our case. Following the derivation for the PG in Ref. [22] , using Eq. (9) and (1), the T R is demonstrated to have the same form of Eq. (8) for both CG and PG.
Compact Model of Tunneling Rate in CG
We use the following approximation for ( ) V E ρ − in Eq. (7):
The second term in the RHS is a correction term approaching zero when θ approaching zero. The parameter χ = 0.618 is used to best fit
Eq. (10), the channel to gate tunneling rate can be expressed in a compact form,
Here T PG,WKB is the T WKB in Eq. (7) for PG with ( ) ( )
given by [22] . As demonstrated in Fig. 4 , the analytical results calculated by (11) are in overall excellent agreement with the numerical calculations using Eqs. (1), (7), and (8). 
Impact of Quantum Confinement on the Gate Tunneling Rate Increment
Electron quantum confinement in NW or DG transistor channel will cause the conduction sub-band lift ΔE C (energy quantization) [15] and gate tunneling barrier height reduction from E offset to E offset -ΔE C . Consequently, the gate tunneling rate is increased and the results in the last section should be modified. Comparing the NW transistor with radius R S and the DG-PG transistor with semiconductor film thickness T semi =2R S , the energy quantization ΔE C is different. We follow [9] using the approximations of infinitely high barrier and flat bottom in the well, and energy quantization calculation with isotropic or anisotropic effective mass Schrodinger equations. There are two facts different in energy quantization between NW and DG cases: (1) the energy quantization level is determined by sine or cosine wave function node at the boundary in DG case, however by Bessel or Mathieu function node at the boundary in NW case. (2) For anisotropic effective mass, the quantization mass is different in NW and DG cases. These are explained in the following.
We use X and Y coordinates in the NW to replace ρ, θ in Fig. 1(b) . For DG-PG case, consider the semiconductor film vertical to Z. For specific, Z is along the <100> direction in the cubic semiconductor in both NW and DG cases. Following [9] , for those valleys with isotropic effective mass m x in the X-Y plane, ΔE C in the NW can be expressed by
where q mn is determined by the boundary condition 
where q We like to mention that the flat bottom approximation used to derive Eqs. (12-17) is good for small R s and low field. However in very large R s and high field limit, the quantum confinement should be determined by two decoupled triangular potential approximation at (1) Si NW with CG and DG with PG :
The bulk Si has six Δ lowest conduction valleys [15, 33] . ΔE c determined by (12) , (14), (17) and Tables III, IV are plotted in Fig. 13 . The next lowest L valley is located at E L -E v =2.0 eV and is too high to be considered. Tunneling rate T T in the last section should be modified by replacing the barrier E offset in Eqs. (1), (7), (10) and (11) by E offset -ΔE C . The results are plotted in Figs. 14 and 15. T T is finally determined by two effects in the opposite direction: the sub-band lift effect tends to reduce the tunneling barrier and increase T T (denoted by ΔE C effect), and the dielectric curvature θ effect tends to reduce T C (denoted by θ effect) as indicated in the last section. θ effect is stronger when N inv is higher as indicated in Figs. 5, 7, 9, 11. ΔE C effect is stronger when R s is smaller as shown in Fig. 13 . The bulk Ge has four lowest L valleys [15, 33] . Due to the lowest conduction valley transition effect in low dimensional semiconductors [19] , we should also consider six Δ valleys with higher energy. Using data in Tables III, IV , the ΔE c calculation results are plotted in Fig. 16 . Note that when R s is less than 2.2 nm , the lowest conduction valleys are no longer L valleys as in the bulk Ge, but Δ 2 valleys in DG or Δ 4 valleys in NW. The corresponding gate tunneling rates are shown in Fig. 17 . The effective masses and the valley energies E-E v used for In 0.7 Ga 0.3 As are obtained by linear interpolation of the data in Table III for GaAs and InAs respectively. The bulk In 0.7 Ga 0.3 As has lowest isotropic Γ valley [15, 33] . Due to the lowest conduction valley transition effect, L and X valleys should also be considered [32] . The ΔE c and T T calculation results are plotted in Figs. 18-20 . , the ΔE C effect plays a major role in all range of R S therefore T T is higher in NW than in DG, since as indicated in Fig. 18 , ΔE C is very large due to the small effective mass of Γ valley in InGaAs, and ΔE C is larger in NW than in DG. 
Reduction of Operation Gate voltage
From Eq. (1), the overdrive gate voltage V god =V g -V th required to induce the same channel surface inversion charge density Q inv is reduced significantly in the CG compared to the PG transistor. For instance for Si transistors, when T OX =3nm and θ=1, the reduction of V god can be more than 0.4V at strong inversion. This is shown in Fig. 21 , and is beneficial to low voltage application.
Impact on the Transistor Reliability Performance
Kufluoglu et al have analyzed the interface trap generation in the NW transistors under the negative bias temperature instability (NBTI) stress [35] . Their analysis based on the H 2 reaction-diffusion (R-D) model indicates that due to the 2D diffusion of H 2 in the NW gate oxide, the curvature of the oxide semiconductor interface effectively increases the diffusion rate while slow down the annealing , causing the increase of NBTI damage and reduction of device lifetime. However, the dielectric electrostatic analysis in this paper indicates that one should also consider another opposite effect. When there is interface trap charge Q it or oxide charge Q OX created under stress, located at the Si-SiO 2 interface or at a distance d from the interface, it induces a threshold voltage shift δV th . It is the major reliability concern under stress [36] . In the PG transistor, δV th is proportional to the charge moment to the gate as expressed by Eq. (18P). However in the CG transistor, δV th is expressed by Eq. (18C). δV th is not simply related to the charge moment, but also related to the dielectric film curvature θ. Overall this is good news showed in Fig. 22 that for same Q it or Q OX charge density, δV th can be significantly reduced with increasing θ. Assuming the same power law time evolution of Q generation under stress, the corresponding lifetime of the NW device is much longer than the planar device as shown in Fig. 23 . 
